RTL Modeling with System Verilog for Simulation and Synthesis using System Verilog for ASIC and FPGA design - Sutherland, Stuart (Tualatin, 2017)