Text this: Behavioral synthesis and component reuse with VHDL /