Naylor, D., & Jones, S. (1997). VHDL: A logic synthesis approach. Chapman and Hall.
Successfully copied to clipboard
Copying to clipboard failed
Chicago Style (17th ed.) Citation
Naylor, David, and Simon Jones. VHDL: A Logic Synthesis Approach. London: Chapman and Hall, 1997.
Successfully copied to clipboard
Copying to clipboard failed
MLA (9th ed.) Citation
Naylor, David, and Simon Jones. VHDL: A Logic Synthesis Approach. Chapman and Hall, 1997.
Successfully copied to clipboard
Copying to clipboard failed
Warning: These citations may not always be 100% accurate.