Describir: Chip - Level Modeling with VHDL /