Zaslať SMS: System synthesis with VHDL