Describir: Extending a RISC-V processor with bit instructions