Logic synthesis and verification algorithms /
Saved in:
| Main Authors: | , |
|---|---|
| Format: | Book |
| Language: | English |
| Published: |
Boston :
Kluwer Academic Publishers,
1996
|
| Subjects: | |
| Tags: |
No Tags, Be the first to tag this record!
|
Similar Items: Logic synthesis and verification algorithms /
- Logic synthesis for Asynchronous Controllers and Interfaces /
- Príspevky k teórii logických obvodov : Habil.práca : Obh. 21.11.1995 /
- Algorithmic and knowledge based CAD for VLSI /
- Formal equivalence checking and disign debugging
- A unified approach for timing verification and delay faut testing
- On-chip power supply current monitoring of CMOS VLSI circuits = Testovanie CMOS VLSI obvodov monitorovaním prúdu z napájacieho zdroja priamo na čípe : Dizertačná práca : Obh. 22.05.1997 /