RTL Modeling with System Verilog for Simulation and Synthesis using System Verilog for ASIC and FPGA design /
Salvato in:
| Autore principale: | |
|---|---|
| Natura: | Libro |
| Lingua: | inglese |
| Pubblicazione: |
Sutherland HDL :
Tualatin,
2017
|
| Tags: |
Nessun Tag, puoi essere il primo ad aggiungerne!!
|
MARC
| LEADER | 00000nam a22000003a 4500 | ||
|---|---|---|---|
| 001 | 0109473 | ||
| 003 | SK-STU | ||
| 005 | 20240523092403.0 | ||
| 007 | ta | ||
| 008 | 240523s ----xo-----e------000-0-----d | ||
| 020 | |a 978-1-5467-7634-5 | ||
| 040 | |a STU |b slo | ||
| 041 | 0 | |a eng | |
| 044 | |a xxu | ||
| 100 | 1 | |a Sutherland, Stuart |4 aut |r Z6 | |
| 245 | 1 | 0 | |a RTL Modeling with System Verilog for Simulation and Synthesis using System Verilog for ASIC and FPGA design / |c aut. Stuart Sutherland |
| 260 | |a Sutherland HDL : |b Tualatin, |c 2017 | ||
| 300 | |a 453 s. | ||
| 996 | |b 284EK90585 |c E* 90585 |l EE33 |s P |a 0 |w 0109473_0001 | ||